Changes

Jump to: navigation, search

EXT1 connector HOST side pinout

40 bytes added, 15:14, 6 September 2015
| A5
| SATA2_RX+
| rowspan="2" | SATA2.0 differential receive pair 2; Host signal shared with mini PCIe (MUX channel B). Note (note 3).
| B5
| SATA0_RX+/CLK+
| rowspan="2" | Host PCIe CLK output differential pair - 100MHz PCIe Gen2 to PCIe devices. Note (note 1).
|-
| A6
| A8
| SATA3_TX+
| rowspan="2" | SATA2.0 differential transmit pair 333 (note 3).
| B8
| SATA1_RX+
| rowspan="2" | SATA3.0 differential receive pair 121 (note 2).
|-
| A9
| A11
| SATA3_RX+
| rowspan="2" | SATA2.0 differential receive pair 333 (note 3).
| B11
| SATA1_TX+
| rowspan="2" | SATA3.0 differential transmit pair 121 (note 2).
|-
| A12
1,916
edits