Difference between revisions of "TEL-STD"

From fit-PC wiki
Jump to: navigation, search
Line 3: Line 3:
 
* Type: '''Input/Output'''
 
* Type: '''Input/Output'''
 
* Config name: '''FG'''
 
* Config name: '''FG'''
 +
* Compulab part number: '''FT.G-DPLAN'''
 
* Interface: '''DDI + PCIe'''
 
* Interface: '''DDI + PCIe'''
 
* TRIP: '''S'''
 
* TRIP: '''S'''
Line 56: Line 57:
 
===Instructions===
 
===Instructions===
  
* [https://fit-iot.com/files/mechanical/TELS/TEL-STD/Installation-instructions/TensorPC-TEL-STD-installation-instructions.pdf TensorPC TEL-STD installation instructions]
+
* [https://fit-iot.com/files/mechanical/TELS/TEL-STD/Installation-instructions/TensorPC-TEL-STD-installation-instructions.pdf TensorPC TEL-STD installation instructions] -->
  
 
===Production files===
 
===Production files===
  
*Schematics
+
<b><u>Schematics</u></b>
  
**[https://fit-iot.com/files/mechanical/TELS/TEL-STD/Schematics/TEL-STD-1_0-Schematic.zip TEL-STD Rev1.0 Schematic files]
+
*[https://fit-iot.com/files/tensor-pc/TELs/FT.G-DPLAN/FT.G-DPLAN_V1_11_Schematics_8000112002.zip TEL-STD Rev1.0 Schematic files]
  
*Assembly
+
<b><u>Assembly</u></b>
  
**[https://fit-iot.com/files//mechanical/TELS/TEL-STD/Assembly/TEL-STD-1_0-Assembly.zip TEL-STD Rev1.0 Assembly files]
+
*[https://fit-iot.com/files/tensor-pc/TELs/FT.G-DPLAN/FT.G-DPLAN_V1_11_Assembly_drawings_8050112002.zip TEL-STD Rev1.0 Assembly files]
  
*Layout
+
<b><u>Layout</u></b>
  
**[https://fit-iot.com/files/mechanical/TELS/TEL-STD/Layout/TEL-STD-1_0-Layout.zip TEL-STD Rev1.0 Layout files]
+
*[https://fit-iot.com/files/tensor-pc/TELs/FT.G-DPLAN/FT.G-DPLAN_V1_11_Layout_8030112002.ZIP TEL-STD Rev1.0 Layout files]
  
*Mechanical
+
<b><u>Mechanical</u></b>
 
+
**[https://fit-iot.com/files/mechanical/TELS/TEL-STD/Mechanical/TEL-STD.DXF TEL-STD Mechanical - DXF]<br>
+
**[https://fit-iot.com/files/mechanical/TELS/TEL-STD/Mechanical/TEL-STD.PDF TEL-STD Mechanical - PDF]
+
  
 +
*[https://fit-iot.com/files/tensor-pc/TELs/FT.G-DPLAN/FT.G-DPLAN_V1_11_Mechanical_8010112002.zip TEL-STD Mechanical - DXF]<br><br>
 +
<!--
 
*3D 360<sup>0</sup> model
 
*3D 360<sup>0</sup> model
  

Revision as of 13:37, 25 August 2021

TEL-STD

WORK IN PROGRESS!!!

  • Type: Input/Output
  • Config name: FG
  • Compulab part number: FT.G-DPLAN
  • Interface: DDI + PCIe
  • TRIP: S
  • Stacking: A, C
  • Features: Display Port + Gbit Ethernet RJ45


TEL-STD.png


Specifications

Display Port

  • DualMode Display Port (allows to connect HDMI monitor by passive DP-To-HDMI adapter)
  • Supported resolution rely on installed GPU. See below:
CPU GPU 4K Support Max Resolution (DP)
Intel Xeon E-2276ML Intel® UHD Graphics P630 at 60Hz 4096x2304@30Hz
Intel Core i7-9850HL Intel® UHD Graphics 630 at 60Hz 4096x2304@60Hz
Intel Core i5-9300H Intel® UHD Graphics 630 at 60Hz 4096x2304@60Hz
Intel Core i3-9100HL Intel® UHD Graphics 630 at 60Hz 4096x2304@60Hz
Intel Celeron C4932E Intel® UHD Graphics 510 at 60Hz 4096x2304@60Hz

Gbit Ethernet port

  • Using Intel i210, each port is on an independent PCIe port.
  • Using RJ45 ports.
  • 20 ports can be installed.

Production files

Schematics

Assembly

Layout

Mechanical

Back to Tensor-PC TEL Modules